

Automated Extraction of Matching Parameters for Bipolar Transistor Technologies

S.D.Connor and D.Evanson
 G.E.C. Plessey Semiconductors
 Microelectronics Centre
 Tweedale Way, Hollinwood, Oldham
 Lancashire, United Kingdom, OL9 7LA.

NOTATION

- A_p , area of base emitter junction.
 n_{op} , free electron concentration in quasi-neutral 'p' type material.
 p_o , free hole concentration in quasi-neutral 'p' type material.
 WB , width of quasi-neutral base region.
 μ_e , electron mobility
 x , distance.

Abstract-- We present here a technique for automatically producing statistical data for bias and resistor mis-match on bipolar transistor technologies by use of a nulled differential amplifier. The method has been developed to enable automatic wafer probe and the generation of distributions and wafer maps. The data is analysed using software from the SAS Institute and the method allows extraction of both resistor and V_{BE} mis-match from a single circuit.

INTRODUCTION

Traditionally, measurement of component matching parameters has been at best a difficult process. We would typically expect to see V_{BE} mis-matches of hundreds of microvolts against quiescent operating points of several hundred millivolts. Bridging techniques allow the quiescent voltages to be 'backed' off and reasonably accurate measurements can be taken. This approach is time consuming and does not lend itself well to automated measurement however. The use of a differential amplifier allows us to take advantage of the stage gain of the circuit and places our measurement 'envelope' in the mV range without the need to compensate for large offsets and small measurement signals [1] [2] [3][4].

The response curve for V_{BE} mis-match against emitter current generally resembles a steep sided 'U' shaped valley. At very low emitter currents localised differences in electro-chemical potential at the active emitter surface will prove significant causing great variance between devices. Similarly at high injection levels resistive losses within the extrinsic regions of the

device will manifest de-biasing of the emitter base junction and large mis-matches between devices. Between these two extremes mis-match tends to be flat over several orders of magnitude (most of the active operating region of the transistor). In this regime mis-match is thought to be predominantly a function of differences in true electrical emitter width and as such subject to process variability.

A MIS-MATCHED LONG-TAIL PAIR

Consider the circuit of Fig(1), consisting of a long tail pair with equal load resistors and a current source sinking the total tail current. Let there be a offset between the devices of ΔV_{BE} . We may now define the collector currents flowing in each arm, I_{c1} and I_{c2} as:

$$I_{c1} = D \exp \left[\frac{qV_{BE}}{kT} + \frac{q\Delta V_{BE}}{kT} \right] \quad (1)$$

$$I_{c2} = D \exp \left[\frac{qV_{BE}}{kT} - \frac{q\Delta V_{BE}}{kT} \right] \quad (2)$$




Fig (1) A Long Tailed Pair With Mis-matched Transistors

where all symbols have their normal meaning and the pseudo constant D is defined as:

$$D = A_J \frac{\mu_e kT p_0(0) \cdot n_{0p}}{WB \int_0 P_0(x) dx} \quad (3)$$

We now define an output voltage for the amplifier stage, V_o where $V_o = R_L (I_{c1} + I_{c2})$ and note that the total tail current which we call I_{TOTAL} is given by the summation of (1) and (2). Thus V_o is given as function of the total current, load resistance and V_{BE} mis-match as:

$$V_o = DR_L \left[\begin{array}{c} \left(\exp \frac{qV_{BE}}{kT} \times \exp \frac{q\Delta V_{BE}}{2kT} \right) \\ - \\ \left(\exp \frac{qV_{BE}}{kT} \times \exp \frac{-q\Delta V_{BE}}{2kT} \right) \end{array} \right] \quad (4)$$

or,

$$V_o = I_{TOTAL} R_L \left[\frac{\exp \frac{q\Delta V_{BE}}{2kT} - \exp \frac{-q\Delta V_{BE}}{2kT}}{\exp \frac{q\Delta V_{BE}}{2kT} + \exp \frac{-q\Delta V_{BE}}{2kT}} \right] \quad (5)$$

which we recognise as the trigonometric function tanh, thus:-

$$V_o = I_{TOTAL} R_L \tanh \left(\frac{q\Delta V_{BE}}{2kT} \right) \quad (6)$$

RESISTOR MIS-MATCH

In practice however the load resistors in each arm of the differential pair will not be perfectly matched so we define a nominal resistor value R_{NOM} and an error term ΔR (see fig (2)) such that:-

$$R_{NOM} = \frac{(R_1 + R_2)}{2} \quad (7)$$

$$\Delta R = \frac{R_1 - R_2}{2} \quad (8)$$

Hence:

$$R_1 = R_{NOM} + \Delta R \quad (9)$$

If the resistors are now by some means transposed there are two possible output voltages for the circuit which we will refer to as V_{o_a} and V_{o_b} . For our circuit in its initial configuration we have:

$$\begin{aligned} V_{o_a} &= R_1 I_{c1} - R_2 I_{c2} \\ &= 2(I\Delta R + \Delta I R_{NOM}) \end{aligned} \quad (10)$$




Fig (2) A Long Tailed Pair With Mis-matched Transistors and Resistors

Where I is the nominal collector current defined such that the currents flowing in each arm of the circuit are given by:-

$$I_{c1} = I + \Delta I \quad (11)$$

$$I_{c2} = I - \Delta I \quad (12)$$

A PRACTICAL CIRCUIT

After the resistors have been transposed we have:

$$V_{O_b} = 2(I\Delta R - \Delta I R_{NOM}) \quad (13)$$

Addition of (10) and (13) yields:

$$V_{O_a} + V_{O_b} = 4I\Delta R \quad (14)$$

Whilst subtraction of the same gives:

$$V_{O_a} - V_{O_b} = 4R_{NOM}\Delta I \quad (15)$$

Now

$$V_O = 2R_{NOM}\Delta I \quad (16)$$

$$V_O = \frac{(V_{O_a} - V_{O_b})}{2} \quad (17)$$

so

If we now define the voltage across the ideal load resistor as V_{load} then:

$$V_{LOAD} = R_{NOM}I \quad (18)$$

Finally we substitute for (17) and (18) in (6) , which gives:

$$\Delta V_{BE} = \left(\frac{2kT}{q} \right) \operatorname{arctanh} \left(\frac{V_{O_a} - V_{O_b}}{4V_{LOAD}} \right) \quad (19)$$

If we now define resistor matching as the total difference in resistor values ($2\Delta R$) divided by R_{NOM} . Then from (14) and (18) we can calculate:


$$R_{MATCH}(\%) = 50 \left(\frac{V_{O_a} - V_{O_b}}{V_{LOAD}} \right) \quad (20)$$

Where $R_{MATCH}(\%)$ is the percentage mis-match of the two resistors.

Fig(3) represents a practical circuit for component mis-match analysis. The load resistors are switched by means of four Darlington pairs to minimise the effect of switching component mis-match on the devices being matched. Switching is accomplished by grounding either node S_1 or S_2 to disable the requisite pair of Darlington switches.

The test sequence is as follows:

- i) Ground S_1 float S_2
 - a) Measure V_{LOAD_a} (Voltage across L.H. R_{MATCH})
 - b) Measure V_{O_a} (V_O for this configuration)



Fig(3) A Differential Amplifier With Switchable Load Resistors

- ii) Ground S_2 float S_1
 - a) Measure V_{O_b} (V_O for this configuration)

Thus by measuring only three voltages and noting that:

$$V_{LOAD} = V_{LOAD_a} + \frac{V_{O_a}}{2} \quad (21)$$

we may by reference to (19) and (20) readily calculate both the resistor and transistor mis-match parameters. Error analysis and SPICE simulation [1] of Darlington switching mis-match shows that measurement resolution for ΔV_{BE} is better than $\pm 30 \mu V$ and for $R_{MATCH}(\%)$ better than $\pm 0.1\%$.

RESULTS

The circuit has been used to obtain matching data for transistors realised on both conventional bipolar technologies and more

novel structures [2][3][4]. Table(1). summarises transistor matching data obtained for a process that uses traditional photoengraving techniques to define the emitter window (Process WP). Figs(4), (5) and (6) show sample distributions for three of the transistor geometries featured in Tab(1) It should be noted that it is the standard deviation of the matching figure that is of importance. The mean value of any matching parameter should be zero given any arbitrary but consistent signing convention. The mean values are then merely indications of systematic bias and a function of any asymmetry in the circuit layout.

Transistor Geometry (Emitter Stripe)	Nominal Emitter Current	Mean	Sigma
1.5 μm x 1.5 μm	20 μ A	600 μ V	560 μ V
1.5 μm x 1.5 μm	200 μ A	650 μ V	590 μ V
1.0 μm x 2.5 μm	270 μ A	700 μ V	650 μ V
3.0 μm x 3.0 μm	940 μ A	200 μ V	400 μ V
3.0 μm x 10.0 μm	3.1 mA	180 μ V	260 μ V

Table(1) Typical V_{BE} Matching Results For a Photo-engraved (WP) Bipolar Technology

The G.E.C. Plessey ‘HG’ bipolar process is a modern high performance double poly-silicon process with spacer aligned emitter stripe and etched poly-silicon resistors. The as drawn emitter window has a minimum width of 0.6mm, which after the spacer deposition and etch results in a true electrical emitter width of only 0.3μm. It was thought that if as had been assumed, area offsets were foremost in producing transistor mis-match, then by far the greatest contribution would be from spacer deposition and etch. We would therefore expect all minimum width devices to exhibit similar matching statistics. We present resistor and V_{BE} mis-match data for three minimum width devices on 11 wafers of pre-production HG over 3 batches. Typically we have 60 sites per wafer giving a maximum of 660 observations per circuit. The data was collected by auto-probe and then filtered and analysed using the SAS software suite. Table(2) details the V_{BE} mis-match data and in Table(3) we show matching data for etched poly-silicon resistors of equal length with widths from minimum 0.6μm to 9.6 μm. Sample distributions are included in Fig(6) and Fig(7) for both resistor and V_{BE} matching.

Transistor Geometry (Emitter Stripe)	Nominal Emitter Current	Mean	Sigma
0.6 μm x 3.0 μm	150 μA	150 μ V	810 μ V
0.6 μm x 5.4 μm	320 μA	100 μ V	800 μ V
0.6 μm x 10.2 μm	1.28 mA	127 μ V	790 μ V

Table(2) Transistor Mis-match Data for Process HG Transistors

Resistor Geometry (W x L)	Resistor Type	Mean (%)	Sigma (%)
0.6 μm x 100 μm (13.3 KΩ)	Low dose 'n' poly	-0.55	0.99
2.4 μm x 100 μm (6.3 KΩ)	Low dose 'p' poly	-0.28	0.39
9.6 μm x 100 μm (1.6 KΩ)	Low dose 'p' poly	0.03	0.17

Table(3) Resistor Mis-match Data for Process HG

Typically we see that for process WP the V_{BE} matching improves as the emitter area increases; this is consistent with our notion of mis-match being primarily associated with non-systematic photolithography errors. More recent work more-over [5] suggests that V_{BE} mis-match is insensitive to both device orientation and separation. For resistors, again we see a monotonic improvement in matching with resistor width. The rather ‘flat’ results for our minimum width process HG transistors would seem to confirm that the greatest process step variability is indeed seen at emitter side-wall definition and etch.

CONCLUSIONS

We have presented a circuit for rapid and direct extraction of both transistor and resistor mis-match data. The process has been extensively automated and used to gather data on both conventional and more novel bipolar technologies. The matching parameters extracted have measurement uncertainties of less than +/- 30 μV for V_{BE} mis-match and better than +/- 0.1 % for resistor mis-match. These data whilst primarily of interest to circuit designers can also be of use to the process engineer during the evaluation of critical novel process steps.

REFERENCES

- [1] D.Evanson, “VBE and Resistor Matching on The FAB4 Test Drop-in.”, G.P.S. internal engineering note. 19 January 1988.
- [2] S.D.Connor, “Component Matching on The FAB4 Test Drop-in.”, G.P.S. internal engineering note. 4 January 1991.
- [3] S.D.Connor, “Automated VBE and Resistor Matching Measurements on Process WP”, G.P.S. internal engineering note No 761, 9 January 1992.
- [4] S.D.Connor, “Component Mis-match Data for Processes WP and WQ”, G.P.S. internal engineering note No 854, 20 June 1992.
- [5] Private communication from I.M. Stubbs, Senior Engineer G.E.C. Plessey Semiconductors plc.




Fig (4) Sample Data Distribution For 'WP' 1.5µm x 1.5µm Transistor Geometry V_{BE} Mis-match




Fig (6) Sample Data Distribution For 'WP' 3.0µm x 10.0µm Transistor Geometry V_{BE} Mis-match







Fig (5) Sample Data Distribution For 'WP' 3.0µm x 3.0µm Transistor Geometry V_{BE} Mis-match



Fig(7) Sample Data Distribution for V_{BE} Mis-match using 0.6 by 3.0 µm Transistor

RM_PERC



Parametric Density Estimation		
Distribution	Mean / Theta	Sigma
Normal	-0.5460	0.9898

Moments			
N	584.0000	Sum Wgts	584.0000
Mean	-0.5460	Sum	-318.8637
Std Dev	0.9898	Variance	0.9798
Skewness	0.1950	Kurtosis	-0.0401
USS	746.3175	CS	571.2181
CV	-181.2903	Std Mean	0.0410

Fig(8) Sample Data Distribution for Resistor Mis-match using 0.6 by 100 μ m Resistor